

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/643,585	08/18/2003	Steven L. Scott	1376.700US1	4004
21186 75	590 04/14/2006		EXAM	INER
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938			TSAI, SHENG JEN	
MINNEAPOLIS, MN 55402		ART UNIT	PAPER NUMBER	
			2186	

DATE MAILED: 04/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/643,585	SCOTT, STEVEN L.			
Office Action Summary	Examiner	Art Unit			
	Sheng-Jen Tsai	2186			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period or Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timwill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	l. ely filed the mailing date of this communication. O (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on 29 M     2a)⊠ This action is FINAL. 2b)□ This     3)□ Since this application is in condition for alloware closed in accordance with the practice under E	action is non-final.  nce except for formal matters, pro				
Disposition of Claims					
4)  Claim(s) 1-11 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5)  Claim(s) is/are allowed.  6)  Claim(s) 1-11 is/are rejected.  7)  Claim(s) is/are objected to.  8)  Claim(s) are subject to restriction and/or	wn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	epted or b) objected to by the Education of the Education of the drawing (s) be held in abeyance. See tion is required if the drawing (s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119	•	•			
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	(PTO-413) Ite atent Application (PTO-152)			

Application/Control Number: 10/643,585 Page 2

Art Unit: 2186

### **DETAILED ACTION**

1. This Office Action is taken in response to Applicants' Amendment and Remarks filed on March 29, 2006 regarding Application 10,643,585 filed on August 18, 2003.

- 2. Claims 1 and 8 have been amended.
  - Claims 1-11 are pending under consideration.
- 3. Response to Remarks and Amendments

Applicants' amendments and remarks have been fully and carefully considered.

Independent claims 1 and 8 have been amended to include the new limitation of "wherein the scalar processing unit places instructions for the vector processing unit in a queue foe execution by the vector processing unit and the scalar processing unit continues to execute additional instructions."

In response to this amendment, another iteration of claim analysis based on a previously cited and relied on references (Schimmel, US 6,105,113 and Fossum et al., US 4,888,679), and particularly addressing the newly added limitation, has been embarked. Refer to the corresponding sections of claim analysis for details.

#### Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-3 and 5-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schimmel (US 6,105,113), and in view of Fossum et al. (US 4,888,679).

Application/Control Number: 10/643,585

Art Unit: 2186

7, lines 8-13].

As to claim 1, Schimmel discloses a computer system [figure 3] comprising: a network [interconnection network (figure 3, 344)],

one or more processing nodes connected via the network [figure 3], wherein each processing node includes:

a plurality of processors [figures 2 and 3; column 7, lines 1-7], wherein each processor includes a scalar processing unit, a vector processing unit and means for operating the scalar processing unit independently of the vector processing unit [taught by Fossum et al., see below], wherein the scalar processing unit places instructions for the vector processing unit in a queue foe execution by the vector processing unit and the scalar processing unit continues to execute additional instructions [taught by Fossum et al., see below]; and a shared memory connected to each of the processors [main memory, figure 3, 328~342; column 6, lines 59-67], wherein the shared memory includes a cache [processor + cache (figure 3, 312~326; cache coherency directory (figure 3)]; wherein processors on one node can load data directly from and store data directly to shared memory on another processing node via the network [column

Regarding claim 1, Schimmel does not teach that each processor includes a scalar processing unit, a vector processing unit and means for operating the scalar processing unit independently of the vector processing unit.

However, the concepts of scalar processors and vector processors is well known and widely used in the art. Essentially every PC has a scalar processor for data

Art Unit: 2186

processing, and vector processors are commonly used for graphic applications (see Microsoft Computer Dictionary, 5<sup>th</sup> edition, 2002, Microsoft Press, page 548 – vector and page 549 – vector graphics).

Page 4

Further, Fossum et al. disclose in their invention "Method and Apparatus Using a Cache and Main memory for Both Vector Processing and Scalar Processing by Prefetching Cache Blocks Including Vector Data Elements" an apparatus comprising a vector processor (figure 1, 22; figure 7, 116) and a scalar processor (figure 1, 21; figure 7, 108) where the scalar processor and the vector processor operate independently of each other (figure 7; column 2, lines 35-68; column 3, lines 1-43). Including both scalar and vector processors in a computer system with a cache allows the prefetching of block data using the vector processor and increases the data throughput (column 2, lines 12-34).

Specifically, Fossum et al. disclose that each processor includes a scalar processing unit, a vector processing unit and means for operating the scalar processing unit independently of the vector processing unit [a vector processor (figure 1, 22) is added to a digital computing system 9figure 1, 20) including a scalar processor (figure 1, 21), a virtual address translation buffer, a main memory (figure 1, 23), and a cache (figure 1, 24) (column 3, lines 7-10); figure 7 shows the detailed organization of these components], wherein the scalar processing unit places instructions for the vector processing unit in a queue for execution by the vector processing unit [Another object of the invention is to take a main memory and cache optimized for scalar processing and make it suitable for vector processing as well

Art Unit: 2186

(column 2, lines 40-42); in accordance with the invention, a main memory and cache suitable for scalar processing are used in connection with a vector processor by issuing prefetch requests in response to the recognition of a vector load instruction (column 2, lines 47-51); In response to a vector load instruction, the scalar processor executes microcode for sending a vector load command to the vector processor, and also for sending the vector prefetch requests to the cache. The vector prefetch requests include the virtual addresses of the blocks that will be accessed by the vector processor. These virtual addresses are computed based upon the vector address, the length of the vector, and the stride or spacing between the addresses of the adjacent elements of the vector (column 3, lines 17-26); FIG. 7 is a preferred embodiment of the present invention which uses microcode in a scalar processing unit to generate vector prefetch requests for an associated vector processing unit (column 3, lines 67-68); column 11, lines 35-46] and the scalar processing unit continues to execute additional instructions [Specifically, the scalar processing unit includes a microsequencer and issue logic 109 which executes prestored microcode 110 to interpret and execute the parsed instructions from the instruction processing unit 107. These instructions include scalar instructions which the micro-sequencer and issue logic executes by operating a register file and an arithmetic logic unit 111. These scalar instructions include, for example, an instruction to fetch scalar data from the cache unit 106 and load the data in the register file 111 (column 11, lines 35-46)].

Application/Control Number: 10/643,585

Art Unit: 2186

It is well known in the art that the use of vector processors increases the throughput by processing multiple vector elements simultaneously as opposed to processing a single element at a time.

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicant's invention to recognize the benefit of having both scalar and vector processing units, as demonstrated by Fossum et al., and to incorporate it into the existing apparatus disclosed by Schimmel to further enhance the performance of the system.

As to claim 2, Schimmel teaches that the shared memory further includes a Remote Address Translation Table (RTT), wherein the RTT translates memory addresses received from a first processing node into physical addresses within the shared memory of a second processing node [when a CPU requires a translation, CPU or an operating system searches TLB. If the translation is not found in TLB (i.e., a TLB "miss"), the desired translation is loaded from the page tables in memory by hardware, software, firmware, or any combination thereof (column 9, lines 20-29); figures 5-8 show the page tables and translation tables to facilitate translations of a virtual address into a physical address; figure 9 shows the steps of obtaining the desired translation from the beginning to the end, including step 928, send PTE to processor, and step 930, place PTE, VM address tag and PTE address tag in TLB; figures 5-8 show the page tables and translation tables to facilitate translations of a virtual address into a physical address; these tables are stored in the main memory or

Application/Control Number: 10/643,585

Art Unit: 2186

45].

cache (figure 8), which are distributed among and shared by all the nodes (figure 3), hence they are generally accessible on the physical node (column 7, lines 1-7)].

As to claim 3, Schimmel teaches that the shared memory further includes a plurality of cache coherence directories, wherein each processing node is coupled to one of the cache coherence directories [optional cache coherency directory associated with each node in figure 3].

As to claim 5, Schimmel teaches that the processing nodes include at least one input/out (I/O) channel controller, wherein each I/O channel controller is coupled to the shared memory of the processing node [column 7, lines 14-22].

As to claim 6, Fossum et al. teach that each scalar processing unit contains a scalar cache memory [cache, figure 1, 24 is associated and shared by the scalar (21) and vector (22) processing units], wherein scalar cache memory contains a subset of cache lines stored in the shared memory cache. [column 4, lines 15-54]; a plurality of address latches each of which for outputting register set address bit by latching a address, in response to the register set control signal and the self-refresh signal when the mode register set signal is applied [column 8, lines 3-18]; and a partial array self-refresh controller for selectively activating the plurality of control signals by decoding the plurality of register set addresses depending on input of the internal address [the refresh controller, figure 2, 217; column 6, lines 39-

Art Unit: 2186

As to claim 7, a router is a well-known component widely used in computer networks to facilitate data transportation from one node to another (see Microsoft Computer Dictionary, 5<sup>th</sup> edition, 2002, Microsoft Press, page 458 – router).

As to claim 8, refer to "As to claim 1."

As to claim 9, refer to "As to claim 2."

As to claim 10, refer to "As to claim 3."

As to claim 11, refer to "As to claim 3."

6. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schimmel (US 6,105,113), in view of Fossum et al. (US 4,888,679), and further in view of Nakazato (US 6,782,468).

As to claim 4, neither Schimmel nor Fossum et al. teach that each processor includes two vector pipelines. However, Nakazato discloses in the invention "Shared Memory Type Vector Processing Syatem, Including a Bus for Transferring a Vector Processing Instruction, and Control Method Thereof" an apparatus comprising multiple vector pipelines in each processor (n vector processing units, figure 2, 14a~14n) and a scalar processor (figure 2, 11). Including multiple vector processors in a computer system allows the multiple vector processing tasks to be performed simultaneously and increases the data throughput. Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicant's invention to recognize the benefit of having multiple vector processing units, as demonstrated by Nakazato, and to incorporate it into the existing apparatus disclosed by Schimmel and Fossum et al. to further enhance the performance of the system.

Application/Control Number: 10/643,585 Page 9

Art Unit: 2186

## 7. Related Prior Art

The following list of prior art is considered to be pertinent to applicant's invention, but not relied upon for claim analysis conducted above.

- Deneau, (US 6,684,305), "Multiprocessor System Implementing Virtual Memory
  Using a Shared Memory, and a Page Replacement Method for Maintaining
  Paged memory Coherence."
- Frank et al., (US 6,490,671), "System for Efficiently Maintaining Translation Lookaside Buffer Consistency in a Multi-Threaded, Multi-Processor Virtual Memory System."
- Hansen, (US 6,101,590), "Virtual Memory System with Local and Global Virtual Address Translation."

#### Conclusion

- 8. Claims 1-11 are rejected as explained above.
- 9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Application/Control Number: 10/643,585 Page 10

Art Unit: 2186

**10**. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai Examiner Art Unit 2186

April 11, 2006

MATTIEW KIM
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100